How to generate a digital clock?

More Sumathi Gokulanathan's questions See All

Even after COVID-19 jab shots, adverse ill-effects of mutant strains occur. Discuss on prediction of virus mutation & virulence in following years?

COVID 19 pandemic has shaken the roots of World in all aspects. Infections, Deaths, inability to create facilities, stress upon front-line workers, restrictions and unusual adaptation in...

19 April 2021 8,351 23 View

Is it possible to read-back from an already programmed FPGA?

Hi all, Is it possible to read-back from an already programmed FPGA? If possible, kindly explain the technique with EDA-CAD tool support for this operation. Thanks in advance.

20 September 2018 5,100 5 View

Are there any side channel analysis known in literature that reveals the entire algorithm or IP core or HDL code??

Hi All, It is well known that Hardware Trojans known so far actually have knowledge of the algorithm and use side channel analysis to leak the keys. To prevent side channel analysis, logic...

20 September 2018 6,461 1 View

Does PUF stop side channel attacks??

Hi all, Does PUF stop side channel attacks?? If so, how does PUF stop side channel analysis based on timing differences or power differences?? Thanks in advance..

20 September 2018 1,254 2 View

Can anyone tell the value of K and a to be used for beta glucan polysaccharide?

In the viscosity measurements for the extracts from oats, I want to calculate the MW. I would like to know about the value of K and a for using in Mark-Hauwink -Kuhn equation.

22 November 2016 6,252 2 View

Can we add our own fitness function for Genetic Search in Weka tool?

I want to modify the fitness function of Genetic Search in Weka tool.

08 May 2016 5,495 4 View

What are the digital parameters other than fan-in and fan-out?

HI, Good Day to all... In digital design, i want to insert control logic or lock mechanism at internal nets. As far as i know, inserting control logic or lock mechanism at High fan-out nets is the...

27 August 2015 6,905 10 View

I want to convert configuration .bit file to a netlist file for any of FPGAs. Is it possible to convert it practically. If so, how can it be done?

Thanks in advance for your replies.

06 January 2015 2,670 7 View

Why does Xilinx ISE not generate .ncd?

I am using Xilinx ISE 12.2 version. Even after implementation, .ncd file is not available in the project folder. I want to know whether it is because of any setting changes? Do any of you face the...

02 July 2014 9,130 7 View

Does anyone know of any synopsys/cadence CAD tools are freely downloadable?

I want to use synopsys/cadence tools such as synopsys design compiler, synopsys prime time, cadence SoC encounter for place and route and synopsys tetramax ATPG. Are any of the mentioned tools...

28 May 2014 3,356 8 View

Can we mark 'EFL Learners shifting from general digital to AI technologies' as technological transition?

After COVID-19 it has seen that EFL learners technological affiliation has raised. In addition, in the post-COVID period learners started to engage AI technologies like ChatGPT while learning...

08 August 2024 8,964 4 View

Research Methodology - Impact of Corporate Reputation on Stakeholders Behaviors?

Please can anyone support with the survey questions based on RQ measures and propose how to do it in FMCG industry and include as well the role of brand equity Thanks

06 August 2024 949 0 View

Anyone having idea about VN primer for miRNA primer design ?

How to design VN primer to attach with universal reverse primer

05 August 2024 2,116 3 View

Should I remove an item from a scale to raise Cronbach's alpha and McDonald's omega or is it better to leave it if they are both over .7 already?

Hello! I have this scale which had 10 items initially. I had to remove items 8 and 10 because they correlated negatively with the scale, and then I removed item 9 because Cronbach's alpha and...

01 August 2024 4,606 7 View

La animación digital en plataformas digitales?

Hoy la animación se utiliza como una tecnología multimedia con gran potencial educativo, que va mucho más allá de sólo crear figuras, ya que puede promover una mejor comprensión en...

01 August 2024 7,186 0 View

Where to download DEM from 2018?

I am currently working on validating land subsidence results obtained using SBAS InSAR. Could anyone suggest reliable sources or repositories where I can download a historical DEM from 2018?...

31 July 2024 9,757 3 View

Recent topic in digital banking?

i need a recent digital banking topic for doing my Ph.d research

29 July 2024 5,210 2 View

How to Input and Analyze Results for an Asymmetrical Factorial Design in STATISTICA 13.3?

In STATISTICA 13.3, I used the Experimental Design Builder under the Design of Experiments tab to generate a design matrix for an asymmetrical factorial design (1443) with 12 experiments. However,...

29 July 2024 4,155 2 View

Pragmatic inquiry research design?

Employing a pragmatic inquiry research design, looking for published research using this method, employing qualitative research data collection methods of semi-structured interview and focus...

28 July 2024 540 2 View

Patronage margin difference between offline womens'apparel store and its equivalent online.Is this a good research topic?

I intend to explore and assess how offline womens' modern apparel store are losing out online and the need to get them on board based on this assessment. I am on a student on MPHIL Media and...

26 July 2024 1,440 1 View

Sumathi Gokulanathan

Supply will be there, but input signal are not there.....

Anil Rawat

Using supply u can generate a pulse using ring oscillator with odd number of stages like 13/17 etc...It will work even for process and temp variations

Mohammad Gholami

You can use oscillators such as ring oscillator, LC Tank, cross coupled and ....

Bishwajit Pal

Use an oscillator and feed the clock cycles. you can obtain these in different configurations. I use a 16MHz clock for ATMEL boards.