What is thin cell layout and how it is differ from conventional layout?

More Sandeep Kumar's questions See All

Which is the most efficient etching solution for nickel based alloys?

Which solution reveals the microstructure and features of nickel-based alloys?

02 March 2021 2,221 3 View

Which is the most convenient manufacturing software for Additive Manufacturing?

Which tools can be used to generate machine codes for additive manufacturing?

02 March 2021 7,220 2 View

Which is the best place in the world for the plant biotechnology research?

I am searching for a good place for the Post Doc,

02 March 2021 4,053 3 View

Which SAR dataset to use for generating coherency matrix and performing target decomposition (Description) ?

Working on chandrayaan-2 DFSAR data, there are three datasets available: 1) Slant range image data product: The slant range complex image file. Each pixel is represented by two 4-byte floating...

02 March 2021 8,481 3 View

How does one access the Cranet survey data on HRM practices?

Hello, The Cranet website does not provide any lead to the data obtained from their multinational survey on HRM practices. Any help on accessing the data would be most appreciated. Thank...

01 March 2021 9,536 3 View

What test should I use to compare two or three means, if data is not normally distributed but sample size is > 30 in each group?

I personally feel this as a most confusing question. As per my understanding, if sample size is > 30, and sample is skewed, we can still use paramteric approach, as it will follow Z...

01 March 2021 1,587 6 View

Genome-wide gene identification protocol ?

Is there any book chapter/book, webpage or research article available to understand genome-wide gene identification?

28 February 2021 8,095 1 View

Can the problems of overfitting be solved without cross validation?

For an overfit data set the cross validation error will be much bigger than the training error. Is it true or false?

23 February 2021 3,616 2 View

Research Gate Does it help researches to publicize their scientific work ?

In my opinion, the RG site is useful in solving scientific problems and shows the researcher's ability. Besides, the separation of the H-index from the self-citations and the overall index is an...

22 February 2021 3,894 6 View

How to Study a proton NMR of Graphene prepared by Electrochemical Exfoliation technique?

I performed a Proton NMR of graphene powder prepared by electrochemical exfoliation technique. It shows some peaks. But I can't understand it.

21 February 2021 8,947 3 View

The sufficient EMG sensing electrodes layout in studying occlusionology?

Hi all researchers, I would like to have your practical experience in EMG-based occlusional examnation with the relevant existed commercialized systems of Gamma Dental, SAM, and the others. If...

20 January 2021 1,757 1 View

staircase ramp using VPWL in cadence ?

how to generate staircase ramp using VPWL signal in cadence ?

27 December 2020 1,521 3 View

MOS Capacitor instance or a mosfet used as a cap (D-S-B connected to gnd)?

Hi, in Cadence Spectre simulations should I use a MOS cap instance or a mosfet (D-S-B connected to gnd) to simulate a real life MOS-cap? I tried both of them and they gave different results i.e....

26 December 2020 6,407 1 View

How can I model reinf264 in Ansys APDL?

Hi everyone, I tried to solve a frame system reinforced concrete structure in ansys. I used SOLID65 and LINK180 for this. Merge items, glue volume etc. Although I followed the commands, I could...

17 December 2020 4,472 1 View

How to simulate locking range of an injection locked frequency doubler in cadence ?

Hi im trying to simulate an injection-locked frequency doubler (15 to 30 GHz) in cadence, I'm plotting DFT of transient signal to calculate injection locking range or to see injection pulling...

14 November 2020 896 4 View

How can we measure dissimilarities between two images layout? Like alignment of button, text box, text overlapping?

I want to extract dissimilarity information of two images layout. Wanna check text, button, and text box alignment, text overlapping, and more other layouts difference. how we do that? any tool,...

25 October 2020 7,190 7 View

How to calculate power of Verilog A based Stanford CNTFET model in Cadence Virtuoso?

I have implemented several basic circuits using VS- CNTFET Stanford model in Cadence Virtuoso. All the circuits are showing proper transient response, but power plot is coming out as zero( in...

19 October 2020 2,954 4 View

How can I simulate the effeciency or transmission distance of a circuit?

Dear all, I need to analysis the performance of a circuit. Is there any software that can analysis the efficiency and transmission distance? Can Cadence or LTSpice do this? How?

20 July 2020 826 2 View

Where could I find and download WinDELSOL?

I notice that many papers use WinDELSOL to optimize the heliostat layout, but I can't find the download link of this program, I know it is based on DELSOL3 code developed by Sandia Laboratories...

08 April 2020 1,500 6 View

Gm (transconductance) shows different values while hand calculated and simulated using spectre?

Vds and Vgs are maintained constant. Still there is a mismatch in the value of gm?

22 March 2020 7,934 7 View

Hassan Nasser

Dear Sandeep:

The enhanced Virtuoso Layout Suite offers accelerated performance and productivity from advanced full custom polygon editing (L) through more flexible schematic-driven and constraint-driven assisted full custom layout (XL), to full custom layout automation (GXL).

You can benefit from the following pdf files about your topic ... Also this valuable Link at:

@https://patents.google.com/patent/US6271063

I hope it will be helpful...

Best wishes...

Sarang Kazeminia

Dear Sandeep,

When you make a cell, you can recall it within the layout pattern, repeatedly. Also, due to hierarchical access, the cells can not be edited in top level; hence the pattern is supported from some probable mistakes on top level.

In the case of applying correction on one cell, all the cells would be automatically updated.

For example, in layout pattern of a memory, it is better to generate the layout based on cells.