i am working on spartan 3e fpga board and i have to implement resolver in fpga.i have already implemented adc to get the sin and cos in digital. but now i am facing problem in implementing the resolver algorithm in vhdl.
This paper is useful
http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6499215
This paper also useful
http://www.f07.fh-koeln.de/imperia/md/content/personen/krah_jens/pcim_2006_sdr.pdf
If you have the resolver algorithm in C we can implement it in spartan with needed characteristics during 1-2 days
Look at thishttp://www.xilinx.com/support/documentation/xcell_articles/ultraScale-architecture-wireless.pdf
for resolver i need to implement arctan in vhdl.
basically from resolver we get two signal one is cos and another is sin and by using these signal we can get the angle using arctan.
please see this book
https://www.amazon.com/Structured-Logic-Design-James-Armstrong/dp/0138552061
I am conducting a study on Effectiveness of e-content on academic achievement of secondary school science student.
17 July 2024 5,633 4 View
Please suggest me, I want to present my research work.
13 July 2024 1,461 1 View
Basically CMOS are used for designing the SRAM cells . How the functionality will differ if we use Multi threshold CMOS instead of CMOS generally MTcmos decrease the leakage power but it will...
28 June 2024 9,845 0 View
Here, a ligand search is done to get the CGENFF force field for serotonin. But the atom type is mismatched.
20 May 2024 9,074 2 View
I want to do microbiome analysis using R, for which I have three folders that contain ASV data, metadata i.e. sample data, and taxonomy data for 56 sample studies. I want to read the data in those...
19 May 2024 5,077 2 View
I am research scholar in Banaras Hindu University. please suggest me the experimental setup for energy distribution of backscattering of electron by electron impact . what are electrical...
09 May 2024 4,355 0 View
Suppose austenite finish temperature of Niti alloy wire A is 25 deg Celsius and Niti wire B is 35 deg Celsius. Which one is best recommended for Biliary stent application and why?
29 April 2024 7,585 0 View
In this image, d orbital splitting at fermi energy of (a) Mn atoms in bulk (b) Mn atoms at the interface of MgO (c) Mn atoms above the interface of thin film. CF (SOC) denotes Crystal field (Spin...
19 April 2024 2,510 2 View
I have 10 pre-processed studies for which I have prepared ASV tables, Taxa tables, Metadata, and phylogenetic trees. Now I want to merge these studies and create and single or merged phyloseq...
17 April 2024 7,159 1 View
Greetings everyone, I have recently started working on plasmons. I am trying to find out the absorption cross-section of 8 nm diameter Au nanoparticles, in order to explain the plasmon-induced...
08 April 2024 8,684 1 View
Hi, I am working on subpixel level measurement of deformation using FPGA with the help of image processing technique. Can anybody suggest me the steps to be followed? As per citation pixel level...
14 March 2024 4,078 0 View
Is it possible to develop an ML algorithm for NTC, that works at the synchronization of line speed (below 30 ms) using an FPGA board? Like a next-generation firewall.
26 February 2024 6,254 0 View
I am looking for a few good journal papers for my next work, which is used for efficient network traffic classification (NTC) using FPGA and ML algorithms for real-time NTC. It is a kind of...
26 February 2024 4,037 2 View
I have been trying to find a resource to identify the circuit element structures (from an optical micrograph) of delidded/decapsulated electronic devices, including the imaged Xilinx Arty A7 FPGA....
13 September 2023 2,765 0 View
I created a project in vivado (target language: Verilog, FPGA Device: NEXYS 4 DDR). After successful simulation, synthesis and implementation of all the modules, I am getting Device Utilization...
01 June 2023 4,172 2 View
I have optimized several of my diastereomers on spartan (M06-2X, 311+G**, CPCM ACETONITRILE) I managed to have all positive frequencies. However I'm getting the syn isomer as the more favorable,...
27 April 2023 4,040 2 View
I need help in monitoring the ADC(Model LTC2268-14) data which is interfaced with Artix Ultrascale+ XEM8320 board.
27 February 2023 9,687 5 View
[Place 30-494] The design is empty Resolution: Check if opt_design has removed all the leaf cells of your design. Check whether you have instantiated and connected all of the top level...
12 January 2023 8,160 1 View
Hello everyone. Can anyone tell me if it is possible to build a lock-in amplifier by recording all the signal and reference in FPGA and then doing integral over the recorded data? All the process...
06 December 2022 6,365 1 View
𝙸𝚜 𝚝𝚑𝚎𝚛𝚎 𝚊𝚗𝚢𝚘𝚗𝚎 𝚊𝚟𝚊𝚒𝚕𝚊𝚋𝚕𝚎 𝚑𝚎𝚛𝚎 𝚠𝚑𝚘 𝚒𝚜 𝚠𝚘𝚛𝚔𝚒𝚗𝚐 𝚘𝚗 𝚑𝚊𝚛𝚍𝚠𝚊𝚛𝚎 𝚒𝚖𝚙𝚕𝚎𝚖𝚎𝚗𝚝𝚊𝚝𝚒𝚘𝚗 𝚝𝚑𝚛𝚘𝚞𝚐𝚑 𝚟𝚒𝚟𝚊𝚍𝚘 𝚝𝚘𝚘𝚕 𝚞𝚜𝚒𝚗𝚐 𝚟𝚎𝚛𝚒𝚕𝚘𝚐...𝚒 𝚗𝚎𝚎𝚍 𝚕𝚒𝚝𝚝𝚕𝚎 𝚋𝚒𝚝 𝚑𝚎𝚕𝚙 𝚛𝚎𝚐𝚊𝚛𝚍𝚒𝚗𝚐 𝚙𝚘𝚜𝚝 𝚜𝚢𝚗𝚝𝚑𝚎𝚜𝚒𝚜 𝚙𝚑𝚊𝚜𝚎 𝚊𝚗𝚍 𝚜𝚊𝚒𝚏 𝚏𝚒𝚕𝚎..𝙰𝚕𝚜𝚘 𝚒 𝚠𝚊𝚗𝚝 𝚝𝚘...
21 November 2022 2,282 0 View