Is it possible to construct a lock-in amplifier with FPGA in program?

07 December 2022 1 6K Report

Hello everyone. Can anyone tell me if it is possible to build a lock-in amplifier by recording all the signal and reference in FPGA and then doing integral over the recorded data? All the process for demodulation seems to be possible by mathmatical calculation if I've already recorded all data, am I right? Many thanks for your help.

Zhentao She

Thanks for your answer. I'm considering to build a lock-in amplifier using a high speed FPGA at 16 bit resolution. Do I need to add extra algorithm on the basic "integral(X_sig * X_ref)" formula? Is there any specicial de-noise algorithm for this purpose? Many thanks

Badges
Science topic

Similar topics
Mathematics
Algebra
Matrix

More Zhentao She's questions See All

One Peak observed DLS?

Hello, I mixed two bead sizes, one very low (20nm) and the other 300nm and diluted them with PBS. I varied amount of 300nm and kept the 20nm constant, but I only saw one peak. I should see at...

01 January 2024 8,111 4 View

Characterizing Lentivirus with DLS ?

Hello peers, Does anyone have experience with particle size analysis (dynamic light scattering) with lentivirus? I would really appreciate if you can suggest me some papers or resources. Thank...

13 November 2023 5,954 6 View

Dynamic Light Scattering Aggregation Adenovirus?

Hello, I'm using the DynaPro NanoStar DLS system. I was wondering if anyone had previous experience in characterizing aggregates for adenovirus. I'm measuring samples as is, i.e undiluted. My...

26 September 2023 3,936 10 View

Refractive Index of Adenovirus?

Hello Peers, Can anyone give me some resources or guidance on how to find the Refractive Index for Adenovirus ? Looking for any values previously reported in literature. Thank you in advance...

19 September 2023 2,024 6 View

Molar Extinction Coefficient at 280 for viral protein?

Hello, I'm trying to calculate the molar extinction coefficient of a viral capsid using the following eqn: ε280 (/M/cm)= (nW x 5500)+(nY x 1490)+(nC x 125) However, my values are not matching...

11 July 2023 5,141 0 View

How to find number of residues in a sequence ?

Hello, How would I determine the # of amino acid residues in a sequence? Is there an easier way to count them? I'm trying to calculate the molar extinction coefficient for AAV. The MW of the...

31 May 2023 1,906 4 View

Ways to make two seperated beam (same source) interfere without loosing power?

Hello everyone, I'm now working on make two beams which are seperated through a splitter to interfere again. I know that a Polarized beam splitter can combine them together, but there will...

26 February 2023 268 3 View

Question about center frequency of Acousto-optic deflector?

Hello everyone, I have a project in relation with Acousto-optic deflector. Can anyone explain what determines the center frequency of an Acousto-optic deflector? It seems that as long as I match...

16 August 2022 4,545 2 View

About simulation of interaction between acousto-optic deflector with pulse laser?

Hello everyone, I'm working with a poject in relation to acousto-optic deflector. Can anyone tell me what simulation software can simulate the interaction between a pulse laser and acousto-optic...

16 August 2022 9,876 0 View

Are the undulation frequencies of the topography and density interfaces inside the crust approximate?

The undulation frequencies of topography can be calculated directly. However, what are the undulation frequencies of the density interfaces inside the crust (e.g. the interface between the upper...

05 December 2021 3,228 0 View

How perform subpixel level measurement of deformation using image processing?

Hi, I am working on subpixel level measurement of deformation using FPGA with the help of image processing technique. Can anybody suggest me the steps to be followed? As per citation pixel level...

14 March 2024 4,078 0 View

Is it possible to develop an ML algorithm for NTC, that works at synchronization of line speed (below 30 ms) using FPGA?

Is it possible to develop an ML algorithm for NTC, that works at the synchronization of line speed (below 30 ms) using an FPGA board? Like a next-generation firewall.

26 February 2024 6,254 0 View

Suggest me any good journal papers for the efficient NTC on real time traffic using FPGA and ML algorithms?

I am looking for a few good journal papers for my next work, which is used for efficient network traffic classification (NTC) using FPGA and ML algorithms for real-time NTC. It is a kind of...

26 February 2024 4,037 2 View

Are there resources for identifying the circuit elements of an FPGA?

I have been trying to find a resource to identify the circuit element structures (from an optical micrograph) of delidded/decapsulated electronic devices, including the imaged Xilinx Arty A7 FPGA....

13 September 2023 2,765 0 View

Overall zero values in Device Utilization Summary of a Verilog Module?

I created a project in vivado (target language: Verilog, FPGA Device: NEXYS 4 DDR). After successful simulation, synthesis and implementation of all the modules, I am getting Device Utilization...

01 June 2023 4,172 2 View

Anyone who has worked with the FPGA board Artix Ultrascale+ XEM8320?

I need help in monitoring the ADC(Model LTC2268-14) data which is interfaced with Artix Ultrascale+ XEM8320 board.

27 February 2023 9,687 5 View

Hardware implementation FPGA Vivado(Verilog)?

𝙸𝚜 𝚝𝚑𝚎𝚛𝚎 𝚊𝚗𝚢𝚘𝚗𝚎 𝚊𝚟𝚊𝚒𝚕𝚊𝚋𝚕𝚎 𝚑𝚎𝚛𝚎 𝚠𝚑𝚘 𝚒𝚜 𝚠𝚘𝚛𝚔𝚒𝚗𝚐 𝚘𝚗 𝚑𝚊𝚛𝚍𝚠𝚊𝚛𝚎 𝚒𝚖𝚙𝚕𝚎𝚖𝚎𝚗𝚝𝚊𝚝𝚒𝚘𝚗 𝚝𝚑𝚛𝚘𝚞𝚐𝚑 𝚟𝚒𝚟𝚊𝚍𝚘 𝚝𝚘𝚘𝚕 𝚞𝚜𝚒𝚗𝚐 𝚟𝚎𝚛𝚒𝚕𝚘𝚐...𝚒 𝚗𝚎𝚎𝚍 𝚕𝚒𝚝𝚝𝚕𝚎 𝚋𝚒𝚝 𝚑𝚎𝚕𝚙 𝚛𝚎𝚐𝚊𝚛𝚍𝚒𝚗𝚐 𝚙𝚘𝚜𝚝 𝚜𝚢𝚗𝚝𝚑𝚎𝚜𝚒𝚜 𝚙𝚑𝚊𝚜𝚎 𝚊𝚗𝚍 𝚜𝚊𝚒𝚏 𝚏𝚒𝚕𝚎..𝙰𝚕𝚜𝚘 𝚒 𝚠𝚊𝚗𝚝 𝚝𝚘...

21 November 2022 2,282 0 View

Are DSP/FPGA based noise cancelling earmuffs available commercially??

There are many active noise cancelling headset available in the commercial market with umpteen technological virtuosity. Simila, Are there any DSP/FPGA with ex. TMS320c30 etc are available??

18 July 2022 2,921 0 View

How to implement CNN on FPGA?

I have designed a CNN model in python using TensorFlow. Now I need to implement the same model using Verilog on FPGA.

31 March 2022 5,991 3 View

Why are my gate drivers not replicating and reproducing the same pulses at proper time instants as given by FPGA?

Hello everyone! I'm trying to implement 4 step commutation for AC-AC choppers using FPGA board from Xilinx (Spartan 6). The 4 step commutation code works perfectly fine on the FPGA and the output...

31 March 2022 6,475 14 View