How to implement CNN on FPGA?

More Jyoti Mishra's questions See All

Could you please recommend some good journal that accept very long revie papers (approximately 6000+ words) in neurosurgery, cancer biology ?

01 March 2021 8,087 3 View

Errors in DNA sequences?

I am trying to better understand the scope of DNA replication and sequencing errors, e.g. 1. I have seen similar error rates of 10e4 to 10e5 for cell & instrumental DNA replication,...

24 February 2021 4,397 3 View

Does PHA-P stimulate the proliferation of lymphocytes from mice?

Hello, I will start performing MLR using lymphocytes from mice's spleen and I would like to know the better way for the stimulation. If is using PHA-P or CD3/CD28? I would like to know as well if...

23 February 2021 5,476 4 View

Could not amplify CD28 and CD3z ectodomain from cDNA of Jurkat Cells ?

For my experiments, I have to express ectodomains of human CD28 and CD3z. As a source, I extracted RNA from Jurkat cells and verified the quality of RNA on the gel. I, then, prepared cDNA using...

23 February 2021 7,051 4 View

Best FE Program for Concrete Strengthened with FRP Sheets?

Colleagues, I have been using ANSYS to model concrete strengthened FRP sheets, but less than happy with it. Any has recommendation for efficient, easy to use FE program for modelling concrete...

22 February 2021 7,528 3 View

What is the right way to conjugate two acids?

How to conjugate two acids with amine linker?

18 February 2021 4,083 2 View

Solid Phase Extraction of drug product containing nanoparticles ?

Hi Everyone, I am trying to develop an SPE method for the vaccine which contains Matrix-M (saponin Quillaja Saponaria ) which is in nano-particle form and size is around 40nm. These nanoparticles...

16 February 2021 1,389 2 View

How can we get information about "call for papers" and "special issues" by journals in a specified field?

I want to know how we can find "call for papers" in a special issue? Does it increases chances of quick publication and acceptance of research paper?

09 February 2021 3,748 5 View

Grid connected inverter using virtual synchronous machine?

Hi everybody, currently, I am working on the grid-connected inverter. I want to make my grid-connected PV system a PLL-less system. I have studied some reachers are implementing a virtual...

07 February 2021 6,078 2 View

Can anyone suggest me broad host range fluorescence expression vectors for Gram-positive bacteria ?

Hi everyone, I am looking for fluorescence expression vectors for expression in gram-positive bacteria present in the skin microbiome. I need to tag them with a fluorescence marker and observe...

06 February 2021 2,566 4 View

How to do Matrix inversion using FPGA ?

I need to implement matrix inversion in hardware. The size of the matrix can be anywhere from 50 *50 to 8*8. Are ready-made standard codes available or inbuilt modules available with FPGA...

15 February 2021 4,006 3 View

Steps for Hardware Implementation of Max Log MAP Decoder simulated in MATLAB?

How to implement max Log MAP algorithm turbo decoder on FPGA? Simulation is done on MATLAB. What are the next steps to be followed? Do I need to use HDL Coder feature in MATLAB? Is it needed to...

07 January 2021 4,405 4 View

How can I verify the design on the FPGA ZedBoard?

I have designed AXI Interconnect to connect 4 masters and 1 slave using SystemVerilog and Vivado Tool. The simulation stage of the design is working well. In the design, there are more I/O pins...

06 January 2021 8,487 2 View

How to interact with internal memory of FPGA and connect it a signal or array inside a module?

I am trying to implement a processor tile on FPGA using vivado but it is taking too long to synthesize design due to large amount of Instruction and Data Memory. Currently, I have put complete...

05 January 2021 8,349 1 View

A Hardware Architecture of Lee Algorithm for Finding the Shortest Path in a Maze by using Verilog code?

how to write lee algorithm in Verilog code, if could someone help.

20 December 2020 8,565 1 View

How to calculate power of Verilog A based Stanford CNTFET model in Cadence Virtuoso?

I have implemented several basic circuits using VS- CNTFET Stanford model in Cadence Virtuoso. All the circuits are showing proper transient response, but power plot is coming out as zero( in...

19 October 2020 2,954 4 View

How to add Stanford University CNTFET Model in OrCAD PSpice?

The HSPICE and Verilog versions are available here https://nano.stanford.edu/stanford-cnfet-model. Is it possible to add CNTFET model in OrCAD Pspice and if yes, what are the steps regarding this.

12 October 2020 916 2 View

How can I roughly estimate the current denisty in an FPGA?

Hello, I am currently working on the estimation of the electromigration of an FPGA. We just performed the construction analysis so we know all the values of wire width and height for each metal...

22 June 2020 2,743 3 View

Why there is'nt a High level frame built on top of Hardware descriptive languages for rapid experimentation/prototyping? For e.g Keras in Python?

High-end APIs of python, Tensorflow and Keras dramatically reduce the time and effort put into experimenting and deploying DL/ML models for various tasks. but I can't seem to find a High- level...

11 May 2020 4,252 7 View

Does any FPGA contains DEMUX in side as basic building block as it has LUT?

I have written code for DEMUX and it is synthesizing it with LUTs only and it is not taking DEMUX into consideration while synthesis. why? I am using xillinx zybo board and synthesis with vivado...

10 April 2020 1,235 3 View

Manish Verma

Implementation of Convolutional Neural Network with Co-design of High-Level Synthesis and Verilog HDL | IEEE Conference Publication | IEEE Xplore

Abdelhalim abdelnaby Zekry

Dear Jyoti Mishra ,

You can use the tool kit in the link:https://pypi.org/project/pyverilog/ to convert your design from Python to Verilog.

There may be similar tools!

Best wishes

Dennis Gookyi

If you have time and experience in Verilog coding, you can design your own custom RTL codes. This will lead to a more efficient design when dealing with low-cost FPGA boards.