Can any one give me clear information how to implement division in xilinx system generator when both numerator and denominator are signals which may be the case we encounter for example in input output feedback linearization control? I tried it using Cordic divider block but it is still generating error or providing some erroneous result.

Similar questions and discussions