How to implement division of two signals using CORDIC divider of Xilinx system Generator (XSG) for FPGA ?

Can any one give me clear information how to implement division in xilinx system generator when both numerator and denominator are signals which may be the case we encounter for example in input...

28 September 2020 5,486 0 View