How can l use FPGA C5G ADC application?

More Seda Güzel Aydın's questions See All

Has anyone faced low transfection efficiency of SK-BR-3 and BT-474 cell with Lipofectamine 3000?

Hello. I've been trying to transfect plasmid DNA to my breast cancer cell lines (BT-474 and SK-BR-3) with Thermo Fisher's Lipofectamine 3000 reagent. According to the thermo fisher, those cells...

24 March 2024 9,489 5 View

Is there an artificial intelligence program used in radiological diagnosis? It may be a commercial product?

I am researching a software program such as OpenFace, which is used for facial recognition.

10 January 2024 5,886 6 View

How long after can I do DNase treatment in by phenol-chloroform extraction method isolated RNAs?

For RNA isolation, I use the phenol-chloroform extraction method. To avoid DNA contamination I've used the DNaseI enzyme. But I'm not sure how long after I can do the DNase treatment. Should I do...

06 January 2024 5,462 3 View

What is the reason for the decrease in Raman peak intensities despite the increase in XRD peak intensities?

In my study, all films were grown on the stibnite (polycrystalline) structure of Sb2S3. When I changed a parameter of a group of films, I observed that XRD peak intensities increased, while Raman...

29 December 2023 5,492 5 View

Should control and experimental groups be exact the same size in small sample studies?

I am conducting a study testing the effectiveness of a kind of group psychotherapy. There are 10 participants in my experimental group and 14 participants in my control group. At first, I planned...

03 December 2023 9,062 9 View

What could be the key agent (solvent) that guarantees optimal blending of essential oil in water?

What could be the key agent that guarantees optimal blending of essential oil in water? This agent should not harm living tissue or have only a minimal impact. I would be happy to receive...

15 November 2023 4,648 2 View

Why are there so many deviations in my absorbance values in the MTT assay?

In the MTT assay, I read the absorbance values at 570 nm. However, sometimes there are so many deviations in the absorbance values. Hence, I have to take out some (up to 4 values) deviated values...

13 November 2023 4,928 0 View

Do you know any seed banks or companies that provide some Linola seeds?

In Applied Research Center, we have done research on some different genotypes of Linum usitatissimum and their characteristics in some different areas in the north of Iran. Now, we need some seeds...

06 November 2023 6,919 4 View

If one day everything we do will disappear, what will make what we do meaningful?

If everything comes to an end, is there a point to what we do? Hello, I don't want an AI answer. I ask you not to comment on religion, etc. From a realistic point of view, what could...

25 September 2023 9,000 8 View

Betwenness Centrality in Structural Connectome?

Hello everyone! I extracted betweenness centrality values of more than 250 data by using number of streamline weighted connectivity matrices. In order to calculate the betweenness centrality, I...

18 June 2023 4,839 3 View

How perform subpixel level measurement of deformation using image processing?

Hi, I am working on subpixel level measurement of deformation using FPGA with the help of image processing technique. Can anybody suggest me the steps to be followed? As per citation pixel level...

14 March 2024 4,078 0 View

Is it possible to develop an ML algorithm for NTC, that works at synchronization of line speed (below 30 ms) using FPGA?

Is it possible to develop an ML algorithm for NTC, that works at the synchronization of line speed (below 30 ms) using an FPGA board? Like a next-generation firewall.

26 February 2024 6,254 0 View

Suggest me any good journal papers for the efficient NTC on real time traffic using FPGA and ML algorithms?

I am looking for a few good journal papers for my next work, which is used for efficient network traffic classification (NTC) using FPGA and ML algorithms for real-time NTC. It is a kind of...

26 February 2024 4,037 2 View

Are there resources for identifying the circuit elements of an FPGA?

I have been trying to find a resource to identify the circuit element structures (from an optical micrograph) of delidded/decapsulated electronic devices, including the imaged Xilinx Arty A7 FPGA....

13 September 2023 2,765 0 View

Overall zero values in Device Utilization Summary of a Verilog Module?

I created a project in vivado (target language: Verilog, FPGA Device: NEXYS 4 DDR). After successful simulation, synthesis and implementation of all the modules, I am getting Device Utilization...

01 June 2023 4,172 2 View

Anyone who has worked with the FPGA board Artix Ultrascale+ XEM8320?

I need help in monitoring the ADC(Model LTC2268-14) data which is interfaced with Artix Ultrascale+ XEM8320 board.

27 February 2023 9,687 5 View

Is it possible to construct a lock-in amplifier with FPGA in program?

Hello everyone. Can anyone tell me if it is possible to build a lock-in amplifier by recording all the signal and reference in FPGA and then doing integral over the recorded data? All the process...

06 December 2022 6,365 1 View

Hardware implementation FPGA Vivado(Verilog)?

𝙸𝚜 𝚝𝚑𝚎𝚛𝚎 𝚊𝚗𝚢𝚘𝚗𝚎 𝚊𝚟𝚊𝚒𝚕𝚊𝚋𝚕𝚎 𝚑𝚎𝚛𝚎 𝚠𝚑𝚘 𝚒𝚜 𝚠𝚘𝚛𝚔𝚒𝚗𝚐 𝚘𝚗 𝚑𝚊𝚛𝚍𝚠𝚊𝚛𝚎 𝚒𝚖𝚙𝚕𝚎𝚖𝚎𝚗𝚝𝚊𝚝𝚒𝚘𝚗 𝚝𝚑𝚛𝚘𝚞𝚐𝚑 𝚟𝚒𝚟𝚊𝚍𝚘 𝚝𝚘𝚘𝚕 𝚞𝚜𝚒𝚗𝚐 𝚟𝚎𝚛𝚒𝚕𝚘𝚐...𝚒 𝚗𝚎𝚎𝚍 𝚕𝚒𝚝𝚝𝚕𝚎 𝚋𝚒𝚝 𝚑𝚎𝚕𝚙 𝚛𝚎𝚐𝚊𝚛𝚍𝚒𝚗𝚐 𝚙𝚘𝚜𝚝 𝚜𝚢𝚗𝚝𝚑𝚎𝚜𝚒𝚜 𝚙𝚑𝚊𝚜𝚎 𝚊𝚗𝚍 𝚜𝚊𝚒𝚏 𝚏𝚒𝚕𝚎..𝙰𝚕𝚜𝚘 𝚒 𝚠𝚊𝚗𝚝 𝚝𝚘...

21 November 2022 2,282 0 View

Are DSP/FPGA based noise cancelling earmuffs available commercially??

There are many active noise cancelling headset available in the commercial market with umpteen technological virtuosity. Simila, Are there any DSP/FPGA with ex. TMS320c30 etc are available??

18 July 2022 2,921 0 View

How to implement CNN on FPGA?

I have designed a CNN model in python using TensorFlow. Now I need to implement the same model using Verilog on FPGA.

31 March 2022 5,991 3 View

Bhoopal Rao

DOWNLOAD USER GUIDE AND UNDERSTAND THE PIN CONFIGURATION

Dhruv M. Patel

Please refer User Manual.

Aneesh Raveendran

Means you want to perform a loop back testing......

First plz read the interfaces of ADC out to FPGA and DAC inputs from FPGA.

Develop an interface code for reading from ADC and redirect the resullt to the DAC

IF both ADC and DAC is working in different clock, plz use appropriate clock synchronization techniques

Seda Güzel Aydın

Thanks for answers.