How can l use FPGA C5G ADC application?

More Seda Güzel Aydın's questions See All

How much amount of DNA (ligation mix) should I use for transformation?

Hi Fellow Scientists! I am trying to clone my 300 bp insert into a 6 kb vector. I run a few different ligation reactions using (1:3 vector: insert molar ratios) 10, 20,30, and 40 ng/ul vector...

15 February 2021 9,563 6 View

Can you recommend medium recipe for growing aob and nob bacteria in same medium?

hello, I want to grow aob and nob bacteria in the same medium is that possible? if it is can you give me a medium recipe? (what I mean by the same medium is that I want to grow them in the same...

29 December 2020 3,115 1 View

How post-hoc test should I perform for two way repeated measures ANOVA for 3 groups?

Hello everyone, I have 3 groups and 4 measurements so, I performed two-way repeated measures ANOVA. How can I detect the difference (which groups and which measurements) when there is significant...

27 October 2020 4,503 3 View

How do We Maintain Appropriate Cell microenvironment with 3D Cell Culture Method?

3D Cell Culture is newly optimized and promising discovery in cell organization research and other researches that needs evindences in cell culture (in vitro) level. Are 3D Cell Cultures mimic...

23 September 2020 7,109 4 View

How do We Clarify the Effects of Drugs on DNA Replication?

DNA Replication and its components are common targets in discovering new drugs as antimicrobial therapeutic agents especially while dealing with antibiotic-resistant species and other diseases...

21 September 2020 6,172 4 View

Can you give information about how to calculate the molarity of MEA?

Hi, I am trying to produce CZTS films by sol-gel spin technique. Can you give information about how to calculate the molarity of MEA? Did you calculate the MEA molarity separately for each metal...

11 July 2020 3,415 1 View

Do weak contribution equations within a module use the module's boundary condition in COMSOL?

I am trying to solve a partial wave equation for scattered quasi-TE waves. I found the COMSOL built-in Helmholtz equation module very close to my problem. The bottleneck was that, I couldn't...

03 June 2020 8,937 1 View

How Can I find a reverse primer with good rating, if I need to amplify entire gene?

I need to amplify the KCNA1 gene. I could not design the reverse primer with GC content ~50%, G/C content between 40-60%, rating 100, and no secondary structure. Any help much appreciated!

25 May 2020 7,276 9 View

Is it possible to have more elements than nodes in mesh analysis of ansys?

During Centrifugal Pump Simulation by using ANSYS, I obtained more elements than nodes. Is this possible or the number of nodes should always be greater than number of elements?

04 May 2020 4,700 11 View

How should I compare pre test and post test of three groups?

Hi everyone, I have 2 treatment groups and 1 control group. I measured some physical parameters as a pre-test and post-test. Should I compare 3 groups pre-test and post-test separately by using...

23 March 2020 8,599 8 View

How to do Matrix inversion using FPGA ?

I need to implement matrix inversion in hardware. The size of the matrix can be anywhere from 50 *50 to 8*8. Are ready-made standard codes available or inbuilt modules available with FPGA...

15 February 2021 4,006 3 View

Steps for Hardware Implementation of Max Log MAP Decoder simulated in MATLAB?

How to implement max Log MAP algorithm turbo decoder on FPGA? Simulation is done on MATLAB. What are the next steps to be followed? Do I need to use HDL Coder feature in MATLAB? Is it needed to...

07 January 2021 4,405 4 View

How can I verify the design on the FPGA ZedBoard?

I have designed AXI Interconnect to connect 4 masters and 1 slave using SystemVerilog and Vivado Tool. The simulation stage of the design is working well. In the design, there are more I/O pins...

06 January 2021 8,487 2 View

How to interact with internal memory of FPGA and connect it a signal or array inside a module?

I am trying to implement a processor tile on FPGA using vivado but it is taking too long to synthesize design due to large amount of Instruction and Data Memory. Currently, I have put complete...

05 January 2021 8,349 1 View

How can I roughly estimate the current denisty in an FPGA?

Hello, I am currently working on the estimation of the electromigration of an FPGA. We just performed the construction analysis so we know all the values of wire width and height for each metal...

22 June 2020 2,743 3 View

Why there is'nt a High level frame built on top of Hardware descriptive languages for rapid experimentation/prototyping? For e.g Keras in Python?

High-end APIs of python, Tensorflow and Keras dramatically reduce the time and effort put into experimenting and deploying DL/ML models for various tasks. but I can't seem to find a High- level...

11 May 2020 4,252 7 View

Does any FPGA contains DEMUX in side as basic building block as it has LUT?

I have written code for DEMUX and it is synthesizing it with LUTs only and it is not taking DEMUX into consideration while synthesis. why? I am using xillinx zybo board and synthesis with vivado...

10 April 2020 1,235 3 View

Is it possible to implement the real-time model predictive control on Raspberry Pi ? If not, than can I use an FPGA board with the Pi?

I am trying to implement a model predictive controller to control my soft robot. Right now, the robot is being controlled in an open loop. I have written python code for the MPC but the codes are...

05 March 2020 835 3 View

How to take Real time Sensor data on an FPGA?

I am working on processing real time sensor data on FPGA using Neural Networks. But I am not able to acquire the data on FPGA. One solution was suggested that I use High Level Synthesis(HLS) for...

26 February 2020 4,024 5 View

Are there any reliable open source alternatives for HDL Simulators ?

I am looking for an open source alternative for HDL Simulators such as Modelsim Student Edition (limited version). Any suggestions??

17 February 2020 2,948 3 View

Bhoopal Rao

DOWNLOAD USER GUIDE AND UNDERSTAND THE PIN CONFIGURATION

Dhruv M. Patel

Please refer User Manual.

Aneesh Raveendran

Means you want to perform a loop back testing......

First plz read the interfaces of ADC out to FPGA and DAC inputs from FPGA.

Develop an interface code for reading from ADC and redirect the resullt to the DAC

IF both ADC and DAC is working in different clock, plz use appropriate clock synchronization techniques

Seda Güzel Aydın

Thanks for answers.