11 November 2015 9 2K Report

I am simulating my circuit at simulation time which is 1e-7 and my sample time for a part of circuit is 20e-6 sec. Why my result of overall circuit is affected  by simulation time where i am keeping my sampling time constant?

Let me if you could not get my question.

More Sagar Modi's questions See All
Similar questions and discussions