I am investigating the multiferroic properties of doped Bi4Ti3O12 thin films on platinum coated silicon substrates. As part of my investigation, I am looking at minimising the film thickness.  One of my initial experiments on thickness control involved using cross sectional SEM to measure the film thickness of samples deposited for different time periods, but otherwise processed using an identical methodology. Samples deposited for 1 hour, 2 hour, 3 hours and 3hours and 18mins(control sample) all show ideal grain flat grain boundaries between the BTO and platinum, and also the platinum, titanium oxide and silicon. However the thinnest sample, deposited for only 30 mins, shows a roughened substrate, as seen in figure 1.

At first, I believed this may be due to damage when the sample was cleaved in half, but another phenomena occurred later.

To investigate the electrical properties dependence on thickness, I fabricated thin 4 films using the same process again, with deposition time controlling thickness. The films were 50nm (24mins), 100nm(49mins), 200nm(98mins) and 380(186mins) thick . Gold contacts were sputtered onto the BTO surface, so electrical contact could be made between to the top and bottom of the film by placing probes on the Au and exposed Platinum substrate.

As seen in figure 2, an almost linear relationship can be seen between 100nm and 380nm, however a huge drop can be seen in the 50nm Sample.

A drop in capacitance could be explained by an increase dielectric contribution between surface states, but roughening of the substrate as seen earlier could also affect the crystallinity of the film.

 I plan to performing cross sectional measurements to confirm the roughening, but am still unable to explain this why this occurs. Could anyone explain why the Platinum films roughens specifically when a thinner film is deposited on it?

Best wishes

David Coathup

More David Coathup's questions See All
Similar questions and discussions