Since sometimes we don't have layout drawing tool for the given technology node (say 22 nm or 16 nm) .
And also it is very difficult to draw layout to determine these capacitance especially when we only concentrate on spice simulation of the circuit. Is there any analytical method