I am good at working in VLSI domain at Transistor Level and Gate Level Designs. If any researcher, faculty and scientist from R&D are interested for collaborative research, you can contact me at [email protected].

Similar questions and discussions