Invitation for Collaborative Research

I am good at working in VLSI domain at Transistor Level and Gate Level Designs. If any researcher, faculty and scientist from R&D are interested for collaborative research, you can contact me...

01 January 1970 1,757 1 View