I want to implement a 5 input and 2 output combinational logic using single 5x2 LUT in vertex 5 or vertex 6. Is there any way to implement that?

More Muhammad Abdullah Hanif's questions See All
Similar questions and discussions