i wanted to design ALU using Adiabatic logic , i have resources and when i implemented some basic adiabatic logic like ECRL and PFAL, i observed that , the power consumption depends more on the power clock generator than the logic. please suggest me regarding practical implementation of adiabatic logic in cadence virtuoso.

Similar questions and discussions