VHDL and verilog are both hardware description languages. They are different in syntax. If you are targetting VHDL only, I think, you might be having some advantages of VHDL on Verilog in your mind. Please educate, if there are some reasons of choosing VHDL only?

More Muhammad Irfan's questions See All
Similar questions and discussions