I am fabricating two terminal MOS structure using high-k oxides on Si substrate. I am fabricating oxide layer at room temperature and will keep the oxide layer thickness 20, 50, 100 and 200 nm respectively. I want to know the optimum gate thickness for respective oxide layer thicknesses as well as the best suited temperature for making gate contacts. Any input is highly appreciated.