Today I found from an article that cryogenic temperature extends partial discharge inception point in high voltage insulation failure. Not too cryogenic but substrate T at 100 K to 300 K improves carrier mobility of scaled n-MOSFET and lowers subthreshold leakage current- much needed benefits from scaling scenario we are at present.