Dear researcher,

I want to perform post-layout simulations of some GDSII file.

Is there any open source tool to simulate a GDSII file designed using CMOS 40 nm parameters?

I really appreciate any help you can provide.

Regards.

More Abdelaziz Lberni's questions See All
Similar questions and discussions