I am working on a mixed-signal IC design using SystemVerilog - Real Number Modeling. I have to convert an expression argument into its integrated form. There is a circular integrator operator in Verilog-A, idtmod(), but I was not able to find any equal operator in SystemVerilog - RNM.
Does anyone have any knowledge upon this matter?