To perform STA on Xilinx vivado all sequential components must require clock input. As Arbiter PUF os ring oscillator PUF does not have dedicated clock input, the clock is generated by a combinational logic. Even for logical exclusive clock constraints require a clock signal. Then how to perform STA of PUF?