2 Questions 1 Answers 0 Followers
Questions related from Swati Kulkarni
To perform STA on Xilinx vivado all sequential components must require clock input. As Arbiter PUF os ring oscillator PUF does not have dedicated clock input, the clock is generated by a...
15 July 2020 7,061 0 View
I am trying to interface my PUF design with UART. As I am also using xilinx Zed board SOC, UART port is on PS side, so my PUF design must be AXI compatible. But the problem is to make it as an...
15 April 2020 8,091 3 View
