Can anyone please suggest how to calculate area of the loop from CV analysis of EDLC capacitors. As i am calculating from origin 8.5, selecting area of the loop then (Analysis>Mathematics>Integrate>Open dialogue>Area type>Absolute area> finally am getting area) is this process is correct i just wanted to know. Please suggest any other way to calculate accurate area thank you.