I am trying to sketch the layout of simple RLC band-pass filter in cadence. I am getting DRC error as "minimum overlap of IND to inductor layer is 10um" and I am also confusing that which material should I use for connecting inductor with resistor and capacitor.

Thanks in Advance.

More K Vasudev Reddy's questions See All
Similar questions and discussions