4 Questions 9 Answers 0 Followers
Questions related from Nupur Pandey
I am designing a ladder based dac, but I am unable to obtain the correct spectrum plot. I have attached the required images of the obtained output and the spectrum plot. Currently , I have...
12 March 2020 5,132 9 View
I am designing a current steering DAC and I want to know how can I determine the maximum speed of dac in cadence virtuoso?
24 January 2020 1,434 2 View
I am designing an OTRA in cadence virtuoso and I want to set input current range as -50uA to 50uA. I can't find any research article explaining the design procedure of an Operational...
07 January 2020 1,498 5 View
I am designing an 8 bit dac and I have to measure SFDR.
24 December 2019 9,268 6 View