AS i want to scaled down the threshold voltage of CMOS inverter, For the lowest level i need to give some forward bias to the nmos. How can the layout design for the same.

More Chilka S. Patel's questions See All
Similar questions and discussions