How can I design a layout of NMOS which has a forward body bias applied?

AS i want to scaled down the threshold voltage of CMOS inverter, For the lowest level i need to give some forward bias to the nmos. How can the layout design for the same.

05 June 2025 411 1 View