In a Ethernet mGig Gigabit circuit design, what are the pros and cons of placing the Common Mode Choke (CMC) on the PHY side versus the Line side?

Additionally, is there any dependency on the Analog Front End (AFE) Line Driver that should be considered when deciding the placement?

Please advise.