Automatic code converter from matlab to verilog/hdl code is available. Choose: File ->New-> Code Generation Project and save the project it in the form of  hdl code generation format. Now perform the basic steps to obtain the final code in VHDL/Verilog code format.

module matrix(clk,rst,a00,a01,a02,a03,a10,a11,a12,a13,a20,a21,a22,a23,a30,a31,a32,a33,b0,b1,b2,b3,c0,c1,c2,c3,p,t);

parameter s0=3'b000,s1=3'b001,s2=3'b010,s3=3'b011,s4=3'b100,s5=3'b101,s6=3'b110,s7=3'b111;

input clk,rst;

input [6:0] a00,a01,a02,a03,a10,a11,a12,a13,a20,a21,a22,a23,a30,a31,a32,a33;

input [6:0] b0,b1,b2,b3;

output reg [17:0] c0,c1,c2,c3;

output reg [17:0]p,t;

reg[17:0] q,r,s;

reg [3:0] count,count1;

reg [2:0] state,next_state;

/*initial

begin

p=18'd0;

q=18'd0;

r=18'd0;

s=18'd0;

c0=18'd0;

c1=18'd0;

c2=18'd0;

c2=18'd0;

end*/

always@(posedge clk)

begin

if (rst)

count

thank you very much for  sending code. but i  think this may valid for 4*4 matrix multiplication, then how to write for big size matrices (for example 256*256) ?

create test bench