I'm using Cadence Virtuoso with 180nm UMC. Individually, the layout for each device in the UMC library loads perfectly.
After I create a new schematic and use the UMC devices to create, say, an inverter, the layout generated from that schematic has the transistors with displaced poly masks. Anyone having any idea what might be causing this?