3 Questions 2 Answers 0 Followers
Questions related from Sourav Nath
Actually, I am doing layout in cadence, in pre-layout simulation I got gain around 80dB,but in post layout the gain reduce to around 70dB due to excessive parasitic capacitance and resistance. I...
27 April 2019 4,181 5 View
Actually I have both digital blocks as well as analog block in our design, so I want to do LVS of both the blocks after connecting them together. Can anybody help me to solve this issue?
19 April 2019 3,150 2 View
Actually we want random speech signal generated from Matlab,and thereafter we want to use these data for cadence simulation.
16 September 2018 3,335 3 View