In the attached DFE figure, two 2-to-1 multiplexer are used and the selection input which is the decision for the previous data bit comes from another multiplexer output at the opposite clock path. Why the selection input has been chosen from the other clock path? The selection bits are highlighted in the figure.