FPGA Implementation of Soft Decision Forward Error Correction Codes is required for High Speed Optical Communication Systems. Which tools and what hardware are required for the FPGS implementation.
Can de design the FEC encoder/ decoder for 10GBPS and beyond?
Please let us know the suggestions