I am trying to design a seven level asymmetrical cascaded H bridge inverter using two H bridges with voltage E and 2E. How can  I design the switching pulses for the inverter using level shift PWM technique?

From random search in google most papers on asymmetrical inverters use XOR gate  logic for switching pulse generation(a reference sine wave is compared with a triangular wave and passed through a comparator and than a XOR gate is used)  but no explanation have been provided on how and why it is developed.

More Maulik Kandpal's questions See All
Similar questions and discussions