I would suggest VHDL, see https://en.wikipedia.org/wiki/Hardware_description_language. The problem with any design verification is that there may be hardware faults in the implementation which are not captured in any formal verification because they are not part of the design.