I want to calculate and design a CMOS SR-Latch built from 2 cross-coupled NOR gates. However, I have problems with finding a source, that has a step-by-step explaination of the design procedure to find the adequate W/L ratios of the transistors.
Can you recommend some litereature or other sources where such a design procedure is explained in detail?
Thanks in advance :)