14 Questions 26 Answers 0 Followers
Questions related from Ridha Ghayoula
[Place 30-494] The design is empty Resolution: Check if opt_design has removed all the leaf cells of your design. Check whether you have instantiated and connected all of the top level...
13 January 2023 8,130 1 View
Is it possible to compare the original bit file and readback file of the Configuration memory of SRAM based FPGAs?
22 December 2020 9,201 1 View
When multiple vendors supply equipment, who determines what information is available to the owner and the BACnet operator workstation? Is all the information available to the BACnet operator...
22 December 2020 7,098 0 View
In general, a bootloader is a code that executes at the instant the CPU comes out of reset until it passes off control of the system to the OS. It performs basic initialization of the CPU and...
01 January 1970 4,512 3 View
What is the difference between the MIT open source license and the modified version of the GNU General Public License (previously used)?
01 January 1970 2,898 2 View
Dear Colleague, The University of Dayton’s Department of Computer Science invites applications for multiple tenure-track Assistant Professor positions beginning on August 16, 2021. The Department...
01 January 1970 3,523 3 View
Does listing in the AWS Partner Device Catalog necessarily imply the use of AWS IoT Device Tester for FreeRTOS?
01 January 1970 2,734 2 View
Are there real-time applications with the ARM processor and the Scanner Server.
01 January 1970 5,678 1 View
You mentioned that BACnet can use LonTalk. Does that mean that any equipment that uses LonTalk can automatically talk to BACnet systems?
01 January 1970 4,780 0 View
What is the difference between the softcore ARM processor with FPGA (example xilinx) and the hardcore ARM processor! : limitations and performances
01 January 1970 4,320 3 View
. Please help to answer following questions 1) Do you have some documents how we can estimate area - gate number for Vivado HLS design 2) Do you have some documents how we can estimate power...
01 January 1970 1,496 0 View
- What are the advantages of minimizing the scheduling step (tick)? - What are the disadvantages of minimizing too much this same scheduling step (tick)?
01 January 1970 7,263 2 View
Every MCU has a different list of timers. Here I am mentioning a few types of timers. If you know another one then please write a comment in the comment box I will add in this list. Watchdog Timer...
01 January 1970 8,401 4 View
The ZYNQ is based on " Dual ARM® Cortex™-A9 MPCore " , witch mean, we have tow CPU ( when i use Xillinux on Zedboard, or Petalinux, it's montionnaed on system command , 2 CPU ( CPU0 and CPU1),...
01 January 1970 7,224 0 View
