3 Questions 4 Answers 0 Followers
Questions related from Prasad Joghee
Dear connection Greetings Currently I am handling Digital Signal Processor laboratory course , in which I am suffering for write the assembly language Programme (ALP) to generate ramp, impulse...
20 April 2023 6,206 0 View
Dear Connections I had a VerilogHDL code for 4-tap digital FIR filter and its synthesized through Xilinx and Altera tool. On my synthesis report , I can see only the frequency rating further I...
31 August 2021 1,220 5 View
I have written VerilogHDL code for FIR filter and now am in position to see the frequency response of FIR filter . Since there is no feasibility to see the frequency response in Verilog HDL tool,...
01 January 1970 1,652 5 View
