3 Questions 3 Answers 0 Followers
Questions related from Abhishek Kumar
I have designed complete AES-128 circuit with gpdk90. Collected power trace of sbox at different round. I need power trace of pre and post power analysis attack. How to design circuit for DPA attack ?
09 March 2019 5,314 5 View
Is there any evaluation board for CMOS based circuit design ?
21 December 2017 6,725 1 View
I am designing a circuit require 128 bit vector input with Cadence Virtuoso tool at gpdk90nm technology. Can I provide input as verilog Test bench ?
01 January 1970 8,083 2 View