In my design I use PMOS transistor and in the layout no DRC , LVS the layout and schematic are matched but the attached error occurs due to PMOS, How can I fix this error. I use 180nm CMOS technology.

Similar questions and discussions