1 Questions 2 Answers 0 Followers
Questions related from Islam Mansour
In my design I use PMOS transistor and in the layout no DRC , LVS the layout and schematic are matched but the attached error occurs due to PMOS, How can I fix this error. I use 180nm CMOS technology.
06 June 2016 2,342 0 View
