Dear researchers, I am interested to find the size of an arbitrary gray image as and when the pixels are read into the system in each clock cycle.
Does any one has developed a hardware module in VHDL/Verilog suitable for FPGA/ASIC implementation.
what is the image format? normally you would start decoding the image header so you can discover the properties of the image in question (width, heigth, pixel format, compression, ...). some formats require that you have the whole image in a buffer before decoding, while others can be decoded on-the-fly. before jumping into a full hardware implementation i suggest you to try a software approach first: consider a general purpose embedded processor (soft or hard core) with a memory controller and a big memory in the FPGA. you can implement the whole process in software (normally in C). if this implementation does not match your performance goals, than you can try to accelerate some operations in hardware.
The image which I have chosen is .tiff format. However, I am not aware of the techniques to read image details in Verilog or VHDL. I hope that it is possible in software. Anyway, thank you very much Professor for answering my question.
First of all , images will have two major sections viz header and image data(uncompressed). The header will have the dimensions of the image and information of device used , color depth, time/date stamping etc. Use od (in Linux) or any Hex-editor (in windows) to read the information in the header !
Read the image from the file and copying them as an array or file (binary format -check for conversion) will be written to memory (on-chip)!. Again it all depends on the FPGA being used...
I guess , the *.tbw is done in Xilinx toolchain !
Dear friends,
I am implementing an image enhancement algorithm on FPGA. The validation of the design is done in Matlab. Next, to implement the same in Xilinx FPGA, I am using Verilog HDL written in RTL style. The problem is reading an image using test bench. Although, many of researchers have used test bench for reading an image using test bench, size of an image will be predefined. However, in my case I am attempting to find it while reading the pixels in every clock cycle.
- Badges
- Science topic
- Similar topics
- Engineering
- Electrical Engineering
- Signal Processing
- Image Processing