I want to ask that why we apply the low values of Vds max 3 to -3 V. and when we apply the back gate voltage we use roughly 40 to -40 V in the I-V characteristics of FET.

Similar questions and discussions