Yes it is. Designs generated from System Generator are valid. You can verify them with ISE and run simulations. You can Implement them on FPGA and they will work. They may be not efficiently designed in terms of resources and perhaps you could have made it with less resources if you had wrote VHDL codes yourself but that is time consuming and difficult.