Why does the gate voltage of the switch is remained constant while it should decrease while designing a DC-DC buck converter?

The attached files contain a circuit schematic comprised of two switches; PMOS (high sied switch) and an NMOS (low side switch), and LC circuit for the buck converter with an Rload. To ensure the...

05 May 2014 2,511 5 View