How can I ensure all transistors are working in saturation on designing CMOS op-amp. using cadence tool?

Can anyone give a simple solution?

03 April 2014 8,358 6 View