Use of multiple valued logic in cmos vlsi design?

Hi, Does anybody explain the use of multiple valued logic in cmos vlsi design?

20 July 2016 4,847 5 View