How to calculate the clock frequency/clock time period in FPGA?

I am trying to implement differentiation in FPGA Verilog. For that i need to have a sample of signal which is going to be differentiated and the sampling period . Sampling period i have taken as...

07 April 2016 6,696 5 View