Can we input verilog testbench for cadence virtuoso? If yes; where can I find tutorials regarding this?

I have 128 bit adder and I want to find critical path delay and average power I can't get every state in cadence so can I build a test bench in verilog and input this tb to cadence for...

15 January 2015 6,097 2 View