Does anyone know if it is possible to create an array of module instances in Verilog ?

I want to implement a circuit in Verilog but one of its inputs Is n-bit and based on that input the number of instantiated modules will be vary, so can I create an array of instances that its size...

25 October 2015 6,652 3 View